



(11) Publication number : **0 621 550 A2**

(12) **EUROPEAN PATENT APPLICATION**

(21) Application number : **94302712.8**

(51) Int. Cl.<sup>5</sup> : **G06G 7/184**

(22) Date of filing : **15.04.94**

(30) Priority : **23.04.93 FI 931831**

(43) Date of publication of application :  
**26.10.94 Bulletin 94/43**

(84) Designated Contracting States :  
**DE ES FR GB IT NL SE**


(71) Applicant : **NOKIA MOBILE PHONES LTD.**  
**P.O. Box 86**  
**SF-24101 Salo (FI)**

(72) Inventor : **Rapeli, Juha**  
**Fyysikontie 4**  
**SF-90570 Oulu (FI)**

(74) Representative : **Frain, Timothy John et al**  
**Nokia Mobile Phones,**  
**St. George's Court,**  
**St. George's Road,**  
**9 High Street**  
**Camberley, Surrey GU15 3QZ (GB)**

(54) **Method and apparatus for processing signals.**

(57) The present invention relates to a method for processing a signal, and a signal processing circuit according to the method, in which circuit one or two transistors (T1, T2) switched according to the switches are used as the active member of the entire circuit, the charge passing through said transistors being controlled, in addition to the switches, by the transferrable charge itself so that on concluded transfer of charge, all current flow in the circuit stops by itself. By means of the present invention, the signal processing is, irrespective of the polarity of the signal (positive or negative) and of the threshold voltages ( $U_{th1}$ ,  $U_{th2}$ ) of the transistors, linear because the signal voltage ( $U_S$ ) is produced, as taught by the invention, relative to a reference voltage ( $U_{Ref}$ ) of predetermined magnitude in that a sum of the signal voltage ( $U_S$ ) and said reference voltage ( $U_{Ref}$ ) is produced and the polarity of said sum is every time the same as the polarity of the reference voltage ( $U_{Ref}$ ), irrespective of the variation of the signal voltage ( $U_S$ ), and when charge samples proportional to the signal voltage ( $U_S$ ) are taken, a quantity thereof is taken which is proportional to the sum ( $U_S + U_{Ref}$ ) of the signal voltage ( $U_S$ ) and the reference voltage ( $U_{Ref}$ ), whereby the charge samples proportional to said sum ( $U_S + U_{Ref}$ ) are transferred to the integrating capacitance ( $C_0$ ) included in the circuit, and thereafter, a quantity of charge samples proportional to the reference voltage ( $U_{Ref}$ ) is added into the integrating capacitance ( $C_0$ ) with an opposite polarity relative to the polarity of the charge samples proportional to said sum ( $U_S + U_{Ref}$ ).



**Fig. 8**

The present invention relates to a method and apparatus for processing signals. In the present context, signal processing refers to addition, difference, integration and derivation of the voltage representing the signal, or equally, charge or current.

The voltage integrator is an ordinary circuit, implemented for instance in filter structures using the CMOS technique. This is demonstrated by a prior art circuit shown in Fig. 1a, being conventionally implemented by means of an operational amplifier. Fig. 1b shows an alternative implementation of the state of art based on the use of capacitors switched in discrete time. The output signal  $U_o$  of the integrator shown in Fig. 1a is the time integral of the input voltage  $U_i$  derived according to the following formula:

$$U_o(t) = -\left(\frac{1}{RC}\right) \int_0^t U_i(t) dt$$

Similarly, the output signal  $U_o$  of the integrator shown in Fig. 1b is formed by formula

$$U_o(t) = f_s (C_i/C_o) \int_0^t U_i(t) dt$$

where  $f_s$  is the sampling frequency. In the sampling capacitor  $C_i$  a charge sample of the input signal is stored when the switches  $s_1$  and  $s_4$  are closed and the switches  $s_2$  and  $s_3$  are open. The sample charge ( $Q_i = C_i \times U_i$ ) is discharged in the integrating capacitor  $C_o$  by closing the switches  $s_2$  and  $s_3$ , and the switches  $s_1$  and  $s_4$  are now open. There may be pauses between the sample storing and sample discharge stages when all four switches  $s_1$  to  $s_4$  are open.

A drawback related to state of art circuits is that the amplifier consumes continuously current, this being of the order of magnitude from 50  $\mu A$  to several 100  $\mu A$ . Moreover, the amplifier contains a limited bandwidth which is in general proportional to the current consumption, and in a CMOS implementation, harmful  $1/f$  noise. The function of the amplifiers such as those shown in Fig. 2 is to transfer a signal charge taken in the sampling capacitor  $C_i$  into the integrating capacitor  $C_o$ . This is implemented when the gain of the amplifier is infinite (in practice thousands or even millions), for which purpose a continuous current flows in the amplifier.

The publication DE-29 33 667 shows a lossy integrator, not consuming static current and corresponding to the passive RC integrator. With said integrator, merely passive terminals (i.e. those located on the real axis) can be implemented so that the design disclosed in DE-29 33 667 is not an appropriate element for filters in the transfer function of which no complex terminals are contained. In publications DE-29 33 667, US-5,021,692, and N.C. Battersby, C. Toumazou: A new generation of class AB switched-current memory for analog sampled-data applications, Proc. ISCAS 1991, designs based on current-shaped signal processing in which the static current consumption is low. However, each circuit requires a so-called bias-current. E.g. US. patent No. 5,021,692 discloses an integrated circuit provided with a sampling capacitor, which has by the aid of elements connecting via an active element connected to be in conductive connection with the supply voltage and which is provided with an integrating capacitor for producing an output signal, but said circuit requires a continuous bias current. Also in publications J.B. Hughes, N.C. Bird, I.C. Macbeth: Switched currents, a new technique for analog sampled data signal processing, Proc. ISCAS 1989 and T.S. Fiez, D.J. Allstot: CMOS switched current ladder filters, IEEE JSSC Vol 25 No 6 (Dec 90) illustrate the state of art. Thus, only in patent application FI-904281 (corresponding patent applications whereof being US-752,864 and publication EP-473436), has it been possible to eliminate the static current consumption entirely, which feature will be described below for a greater understanding of the present invention.

The Finnish patent application No. 904281 discloses an integration method in which the current consumption is zero. This is reached by using one or two transistors as an active member to control both the taking of a charge sample and transferring it to an integrating capacitor. The other switches required in the operation of the circuit are executed and they are used in a manner known in itself in the art. In the circuit described therein no active continuous-operated amplifier is needed, instead, a transfer of a charge from the sample capacitance to the integrating capacitance is controlled with switching elements, switching one of the sample capacitance terminals to either the positive or the negative supply voltage. On concluded charge transfer, the passage of the current totally ends so that the continuous current consumption is eliminated.

According to a preferred embodiment, the integrating capacitance is precharged by connecting it to the positive or negative supply voltage for storing the sample charge.

The method according to patent application FI-904281 includes advantageously two charge sample discharging stages, whereby at the first stage a charge sample is conducted to an integrating capacitance only if it has a first sign, i.e. polarity, (e.g. positive or negative), and whereby at the next stage a charge sample is conducted to the integrating capacitance only if it has the opposite sign (polarity, e.g. negative or positive),

whereby the first sign has been preselected. The sign of the charge of the sample capacitance can be identified with a comparative circuit member, whereby, depending on the identified sign, only one of the two charge sample discharging stages is carried out.

In an embodiment according to patent application FI-904281, a transistor is used as the switching element for discharging a sample charge. In said embodiment, the switching element switching the sampling capacitance to the supply voltage is a bipolar transistor. In an alternative embodiment the switching element is a FET transistor.

In a most preferred embodiment, the switching element is an EPROM-type FET transistor, the floating gate thereof having been arranged to carry a predetermined charge so that the threshold voltage of the FET transistor is of a desired magnitude, most preferably substantially zero. Hereby, the circuit operates almost ideally because e.g. no compensation of the threshold voltages occurring in bipolar transistors is required.

The basic design of the circuit not consuming the static current and of the method, presented in patent application FI-904281, is described below more in detail with the aid of embodiment examples, reference being made to the accompanying drawings, in which:

Figs 1a and 1b present integrating circuits continuously consuming current, as according to state of art, Figs. 2a, 2b and 2c show the stages of the method not consuming any static current by the aid of highly simplified principle circuit diagrams.

Figs. 3a, 3b, 3c, 3d and 3e show schematically a practical implementation of voltage integration not consuming any static current by means of bipolar transistors, whereby Figs. 3a, b, d, e present only the essential components for each operation stage, and in Fig. 3c, the voltage graph showing the operation, Fig. 4 shows a simplified circuit diagram of the inverting integrator according to a preferable embodiment of the invention, based on complementary pair and switches,

Fig. 5 illustrates the operation of a circuit as shown in Fig. 4, whereby Fig. 5a shows a signal voltage and voltages affecting over the sampling capacitor at various operation stages of the integrating circuit, and respectively, Fig. 5b shows a voltage affecting over the integrating capacitor,

Fig. 6 presents a simplified circuit diagram of an inverting integrator as shown in Fig. 4 where for the integration cell an ideal CMOS switch is used, and

Fig. 7 presents schematically the principle design of the ideal switch of Fig. 6 when implemented in the form of EPROM transistor.

Fig. 2 shows different stages of the method of the invention disclosed in patent application FI-904281 by the aid of simplified principle circuit diagrams. In Fig. 2a, a sample from an input signal  $U_s$  is reserved in a sampling capacitor  $C_i$ , being either positive or negative. The sample charge  $Q_i = U_s \times C_i$ . For the sake of simplicity, it is assumed that the sampling charge is positive which is indicated by the + sign of one of the capacitor terminals. The other terminal has at this stage been grounded.

At stage 2 in Fig. 2b the positive charge of the sampling capacitor is discharged into an integrating capacitor  $C_o$  by connecting the negative terminal of the sampling capacitor (in the present case) to the positive supply voltage  $+V$  via supply source  $I_s$  and the other (positive) terminal to the integrating capacitor  $C_o$  by closing the switch  $s_1$ . A detector  $S$  is connected over  $C_i$  and it keeps the switch  $s_1$  closed until the voltage of  $C_i$  has reduced to zero, whereby the detector  $S$  opens the switch  $s_1$ . In this manner the charge of the sampling capacitor  $C_i$  has been transferred into the integrating capacitor  $C_o$ . Were the sample charge negative, nothing would take place at this stage. The third stage shown in Fig. 2c has been arranged by connecting the integrating capacitor  $C_i$  to the negative supply voltage  $-V$  for discharging the negative sample charge. Were the charge positive, nothing would take place at this stage.

The second (Fig. 2b) stage and third (Fig. 2c) stage of the method shown in Fig. 2 are controlled by detector  $S$  ensuring that the charge of the sampling capacitor  $C_i$  is discharged to a predetermined limit.

The method may be so developed that the above mentioned detector  $S$  even as early as at the first stage indicates the polarity of the charge (e.g. positive or negative). Hereby, said second and third stages can be combined, which means that only one of said stages is carried out as expressed by the polarity of the sample charge.

The detector  $S$  could be a comparative member operating e.g. on the basis of operational amplifier, such as a comparator. When implemented in the above manner, the method would not yield a crucially better result than the method shown in Fig. 1b because the noise of said operational amplifier would for instance at very low signals cover the signal.

Fig. 3 shows an implementation of the method of the invention according to patent application FI-904281 by the aid of simplified circuit diagrams with switching elements  $s_{11}$  to  $s_{42}$  and with bipolar transistors  $T_1$  to  $T_4$  based on BiCMOS technique. The operation of the integrating circuit is described by the aid of Figs. 3a, 3b, 3c, 3d, 3e at different stages of the method. All significant components are shown in Fig. 3, but Figs 3a, 3b, 3d, 3e show only those components for the sake of demonstration which are essential at each stage. The

switching elements included in the circuit are controlled by devices and circuit designs familiar to those skilled in the art, so that said control members are because of clarity omitted. The switching elements are also implementable using devices familiar to those skilled in the art, for instance by mechanical contacts or semiconductor switches.

The operation is described below through six different operation stages. The earth potential is assumed to be zero volt and the polarities of the supply voltages (positive  $V_d$  and negative  $V_s$ ) are produced relative to the earth potential. The signs of the signals and voltages (polarity, e.g. positive or negative) are indicated relative to the earth potential.

During stage 1 (Fig. 3a)  $C_i$  is charged relative to the earth potential into positive supply voltage  $V_d$  by closing the switch  $s_{10}$ . The rest of the switches are now open. Thereafter, at stage 2 (Fig. 3a) voltage  $U_{ci}(2) = U_s(2) + U_{be1}$  is charged in the sampling capacitor  $C_i$ , where  $U_s$  is the signal voltage and  $U_{be1}$  the base emitter voltage of the transistor T1 at the moment when current consumption through the transistor T1 stops during stage 1. The marking (2) of the capacitor  $C_i$ , in brackets, placed after the voltage  $U_{ci}$ , refers to the situation at stage 2 and the plus sign in the drawing refers to the positive terminal of the capacitor at each stage. Below, the other stages are indicated respectively by markings in brackets. The collector of the transistor T1 at stage 2 is connected to the negative supply voltage  $V_s$  and the switches  $s_{11}$  and  $s_{12}$  are closed. During stage 2 it is assumed that  $U_s \geq 0$ , whereby  $U_{ci} \geq U_{be1}$ .

During stage 3 (Fig. 3b) the charge of the sampling capacitor  $C_i$  is discharged in the integrating capacitor  $C_o$  by closing the switches  $s_{21}$  and  $s_{22}$  to switch one terminal of the sampling capacitor  $C_i$  over transistor T2 to the positive supply voltage  $V_d$ . The base of the transistor T2 is connected over the sampling capacitor  $C_i$ , whereby the current flow, that is, charge transfer, ends when the voltage affecting over the sample capacitor  $C_i$  has reduced to  $U_{ci}(2) = U_{be2}$ , where  $U_{be2}$  is the base emitter voltage of the transistor T2. At stage 3 an additional charge  $dQ$  transferred to the integrating capacitor is therefore (assuming that the base current of transistor T2 at this stage is substantially zero):

$$dQ(3) = C_i \cdot (U_s(2) + U_{be1} - U_{be2})$$

When the base emitter voltages  $U_{be1}$  and  $U_{be2}$  of the transistors T1 and T2 are equal, the circuit integrates the charge  $dQ(2) = C_i \times U_s(2)$  generated by the input voltage  $U_s$  into capacitance  $C_o$ .

The stages 2 and 3 which in operation correspond to the first and second stages described in relation to Fig. 2 require that the signal voltage  $U_s$  is positive, because of the polarity of the transistors T1 and T2. Were  $U_s$  during stage 2 negative, the voltage of  $C_i$  remains lower than  $U_{be1}$ , and respectively, during stage 3, lower than  $U_{be2}$ , because of which the transistor T2 remains uncondutive during stage 3. Therefore, no charge is transferred to the  $C_o$  during stages 1 to 3 if  $U_s$  is negative. The voltage of the capacitor during stages 1 to 3 is shown in Fig. 3c.

The negative signal voltage  $U_s$  is processed at stages 4, 5 and 6, these being equivalent to the first and third stages introduced in Fig. 2. During stage 4 shown in Fig. 3d the capacitor  $C_i$  is charged in negative supply voltage  $V_s$ . During stage 5 the switches  $s_{31}$  and  $s_{32}$  are closed, whereby the voltage charged into the sampling capacitor  $C_i$  is  $U_{ci}(3) = U_s - U_{be3}$ , where  $U_{be3}$  is the base emitter voltage of transistor T3. At stage 6 (Fig. 3e) the switches  $s_{41}$  and  $s_{42}$  are closed, whereby the charge of the sampling capacitor  $C_i$  is discharged to the integrating capacitor  $C_o$ , whereby transistor T4 has been connected to the negative supply voltage  $V_s$ . On concluded discharge, the base emitter voltage  $U_{be4}$  remains in the capacitor  $C_i$ , hence the charge transferred into the integrating capacitor is

$$dQ(6) = C_i \cdot (U_s(5) - U_{be3} + U_{be4})$$

When the base emitter voltages  $U_{be3}$  and  $U_{be4}$  of the transistors T3 and T4 are equal, the circuit integrates the charge  $C_i \cdot U_s(S)$  corresponding to the input voltage  $U_s$  (5) into the capacitance  $C_o$ . Respectively, as during stages 1 to 3, no charge is transferred into the integrating capacitor  $C_o$  at stages 4 to 6 if the signal voltage  $U_s$  is positive. The integrating circuit shown in Fig. 3 is preferable in that it consumes current only when sample charges are stored and discharged at stages 1 to 6. There may be pauses between the stages during which the circuit does not consume any current. In the implementation of the circuit like the one shown in Fig. 3 care has to be taken that the base emitter voltages of the transistor pairs T1/T2 and T3/T4 are selected to be equal. Similarly, the circuits must be so dimensioned that the base currents of the transistors T2 and T4 controllably generate charging and discharging of the sampling capacitor  $C_i$ . The last mentioned factor has on the basis of the tests been estimated to exert a diminishing effect on the integration coefficient (order of magnitude less than 1%). The charge of the integrating capacitor  $C_o$  is not affected by said base currents.

It is useful to examine the effect of the balance of said base emitter voltages in such a situation in which the input signal  $U_s = 0$ , as shown in Fig. 3. In this case, the charge

$$\begin{aligned} dQ_p &= C_i \cdot (U_{be1} - U_{be2}), & \text{if } U_{be1} > U_{be2} \\ &= 0 & \text{if } U_{be1} \leq U_{be2} \end{aligned}$$

is added to the integrating capacitor  $C_o$  during the stages 2 and 3 and respectively, during the stages 4 and 5, the charge

$$\begin{aligned} dQ_n &= -C_i \cdot (U_{be3} - U_{be4}), & \text{if } U_{be3} > U_{be4} \\ &= 0 & \text{if } U_{be3} \leq U_{be4} \end{aligned}$$

is added to  $C_o$ .

As shown in Fig. 3, the base emitter voltage  $U_{be1}$  is in the direct integrator approximately equal to  $U_{be4}$ , and respectively,  $U_{be2}$  is approximately equal to  $U_{be3}$ ; hence, of the above-presented charge differences  $dQ_n$ ,  $dQ_p$ , only one is integrated together with the signal value to the integrating capacitor  $C_o$ . Therefore, asymmetric non-linearity may occur in said integrator if the base emitter voltages in said pairs are different from one another.

By changing the order of performance of the stages 3 (Fig. 3b) and 6 (Fig. 3e) of the circuit shown in Fig. 3, an inverted integrator is obtained. Hereby,  $U_{be1} = U_{be2}$  and  $U_{be3} = U_{be4}$  when no non-linearity mentioned above occurs in the inverted integrator. The direct integrator is presented in its entirety in Fig. 4 so that by the aid of switches, the transistors T1 and T3, and transistors T2 and T4, have been combined into transistors T5 and T6. The samples taken from the input signal  $U_s$  are at different stages conducted via transistor T5 or T6 into the sampling capacitor  $C_i$ , and therefrom further to the integrating capacitor  $C_o$  via the same transistor T5, resp. T6.

To fully understand the operation of the integrating circuit shown in Fig. 4, the operation of the switches is indicated in the table below at stages 1 to 6 controlled by preselected operation frequency of a clock circuit (not shown). The state of the switches during each stage is presented in the following table in which the sign x refers to a closed switch and the blank to an open switch.

Stages							
Switch	1	2	3	4	5	6	1
s51	x	x		x		x	x
s52	x						x
s53		x					
s54		x					
s55						x	
s56			x			x	
s57						x	
s62				x			
s63					x		
s64					x		
s65			x				
s67			x				

At stage 2 a sample of the input signal  $U_s$  is read via switch s54, transistor T5 and switch s53 into the sampling capacitor  $C_i$ , one terminal whereof being grounded via switch 51. At stage 3, the sample is discharged into the integrating capacitor  $C_o$  so that the capacitors are switched together with switch s56. The other terminal of the capacitor  $C_i$  is connected via switch s63 and transistor T6 to the positive supply voltage  $V_d$ . Discharging

is continued until the voltage of the capacitor  $C_i$  reaches the base emitter voltage of transistor T6 since the base of the transistor T6 is now via switch s65 connected to a point between the capacitors  $C_i$  and  $C_o$ . At stage 4, the sampling capacitor is precharged to the negative supply voltage  $V_s$ . At stages 5 and 6, the sample is read and discharged as above but now via transistor T6. At stage 1 the capacitor  $C_i$  is recharged to the positive supply voltage, whereby a new cycle starts again.

The operation of the circuit according to Fig. 4 is also demonstrated in Figs. 5a and 5b where the connections between the input signal  $U_s$ , the voltage  $U_{ci}$  affecting over the sampling capacitor  $C_i$  and the voltage  $U_{co}$  affecting over the integrating capacitor  $C_o$  are presented in a time interval as function of time. On the time axis between Figs 5a and 5b is marked the order of stages 1 - 6. Fig. 5 is intended for clarifying the operation principle, therefore the voltage graphs are not on exact scale. It is seen that the output voltage  $U_{co}$  (Fig. 5b) integrally follows the input signal  $U_s$  (Fig. 5a).

From the circuit shown in Fig. 3 a simple full wave rectifier is obtained in that instead of stage 6 (Fig. 3e), stage 3 is performed (Fig. 3b), and the integrating capacitor  $C_o$  is set to zero prior to each integration stage unless an integration of the rectified voltage is wanted. Inversing of stages 3 and 6 may also be carried out in reverse order, i.e. instead of stage 3, stage 6 is performed. The circuit may also be transformed into an amplifier in a very simple manner.

Since in the circuit of Fig. 4 the discharge and charge stages are implemented in one and same transistor T5, resp. T6, an individual sample is free from potential non-ideal features found in association with Fig. 3. Careful endeavours have to be made, however, in producing the circuit to provide the base emitter voltages of PNP / NPN transistors T5, T6 to be identical since otherwise uncertainties may occur in the proximity of the zero cross-over points of the signal, i.e. repetition of the voltage difference in one direction only.

The inverting integrator shown in Fig. 6 is based on CMOS transistor. A sample from the input signal  $U_s$  is by the aid of transistor T8 and switches s81 to s88 read into the sampling capacitor  $C_i$ . The sample is then transferred to the integrating capacitor  $C_o$ , one of the terminals thereof being fixedly connected to the output where the inverted, integrated output signal  $U_o$  is obtained. The other terminal S (Fig. 7) of the transistor T8 is connected to the positive supply voltage  $V_d$ .

In the switch table below, describing the operation of the circuit shown in Fig. 6, x at each stage 1 to 4 refers to a closed switch. At non-marked stages the switch is open.

Stages				
Switch	1	2	3	4
s81	x			
s82	x			
s83	x			
s84		x		
s85		x		x
s86			x	
s87			x	
s88				x

The operation of the circuit shown in Fig. 6 is different from the one shown in Fig. 5 in that both the positive and negative samples are processed at the same sampling stage. Stage 1 includes sample storing in the capacitor  $C_i$ , stages 2 and 3 include the discharge of the sample, dependent on the polarity of the sample, in the capacitor  $C_o$ , and stage 4 concerns the charging stage of the floating gate G1 of the transistor T8 (Fig. 7). At the charging stage, on the floating gate G1 of the transistor T8 is arranged a predetermined charge which in the case shown in Fig. 6 is carried to the gate G (Fig. 7) from the earth potential.

The transistor T8 shown in Fig. 6 is provided with a slightly out of ordinary structure described briefly by the aid of Fig. 7. The purpose of the figure is merely to demonstrate the principle structure with a strongly enlarged schematical cross-section; hence, the size proportions and dimensions of different parts are not realistic. The transistor is produced using e.g. the EPROM process known in the art, and the transistor shown in Fig. 7 is known in itself to a person skilled the art. The CMOS transistor of Fig. 7 is provided with the following

terminals: source S, drain D and gate G. Isolated between the gate G and base SUB is positioned the floating gate G1. At the charge stage 4 shown in Fig. 6 on the floating gate G1 a predetermined charge has been arranged. Due to said floating gate, asymmetries possibly caused by conventional bipolar and FET transistors are avoided in the integrating circuit. A person skilled in the art comprehends, with the aid of the figure, the rest of the principle structure of the transistor and the other features of its operation. The transistor according to Fig. 7 may also be used in integrating circuits like those shown in Figs 2, 3 and 4, whereby their potential asymmetries will respectively be changed. The circuit shown in Fig. 6 is, however, considered more preferable because the number of the switching elements is smaller than in circuits 2, 3 and 4.

With the aid of the circuits disclosed in patent application FI-904 281 and in the present context, filters, rectifiers, modulation detectors and other signal processing circuits can be implemented. The operation of the circuits requires an equal size of the base emitter voltages  $U_{be1}$  and  $U_{be2}$  of the PNP and NPN transistors, which is possible to obtain especially in the case when a circuit is implemented to be one integrated circuit.

A great advantage of the integrating circuits described above is that they do not consume any static current. In addition, the circuits have only a small noise level and a wide dynamics range. The circuits in an integrating circuit acquire only half of the space of what the designs known in the art require. Due to said details, the present circuits are ideal for small portable appliances, such as data detection and data filtering circuits of radio search apparatus, speech processing circuits or modem circuits of radio telephones, and in other micro power applications.

As shown in the above description, a potential limitation of the circuits and the method disclosed in patent application FI-904281 is, however, that the signal processing is dependent on the polarity (positive or negative) of the input signal voltage so that different stages have to be arranged for transferring the charge with another sign (positive or negative), as at stages 2 and 3 described in association with Fig. 2. Hence, there is a drawback, as described in relation to Fig. 3, that if the threshold voltages of the transistors used as active members differ from one another, asymmetric non-linearity may occur in the integrator because the positive and negative signal voltage are processed in different transistors.

In accordance with the invention there is provided a circuit for processing a signal comprising: a sampling capacitance; a storing capacitance; means for providing an input signal; means for summing the input signal with a predetermined reference signal selected to provide a sum signal that is bounded on one side by a predetermined limiting value; and means for transferring a quantity of charge representative of the sum signal onto the sampling capacitance, a quantity of charge representative of the charge transferred to the sampling capacitance to the storing capacitance, a quantity of charge representative of the reference signal to the sampling capacitance, and a quantity of charge of equivalent magnitude and opposite polarity to the quantity of charge transferred to the sampling capacitance representative of the reference signal to the storing capacitance.

One embodiment of the invention is based on the idea that one or two transistors are employed as the active members of the entire circuit which can be current controlled (bipolar) or voltage controlled (FET) transistors, the charge passing wherethrough being controlled by the transferrable charge itself, in addition to the switches, in that after transferring the charge, all passage of the current in the circuit ends by itself. Therefore, the circuit acquires, during the transmission stages, a charge to be transferred from the supply voltages thereof and proportional to the sample charge, consequently, the circuit includes no continuous current consumption. Besides, the signal processing is linear irrespective of both the polarity (positive or negative) of the signal and the threshold voltages of the transistors.

The linearity can be accomplished by producing an input signal voltage relative to a reference voltage of predetermined magnitude and by taking sample charges from the sum of the input signal voltage and the reference voltage into a sampling capacitor and by transferring said sample charges into an integrating capacitor, and thereafter, sample charges are taken from said reference voltage of predetermined magnitude into the sampling capacitor, and said sample charges are added into the integrating capacitor opposite in polarity to the charge already provided therein. The reference voltage of predetermined magnitude is selected to be either positive or negative, to be higher in absolute value than the signal voltage so that the sum of the signal voltage and the reference voltage always has the same polarity as the reference voltage, irrespective of the value of the signal voltage. Therethrough it is ensured that the sample charges are always taken from a signal with a predetermined polarity, neither is it necessary to process in the same circuit positive and negative signal voltages separately, as disclosed in the invention of patent application FI-904281. When sample charges taken from the reference voltage are summed in the integrating capacitance at a later stage, as mentioned above, which are different in polarity compared with the charge samples charged earlier in the integrating capacitor, the effects of both the reference voltage and the threshold voltages of the transistors are eliminated from the transfers of the charge, and a signal voltage processed by the circuit is obtained for the output.

In accordance with one embodiment of the invention there is provided a method in which a sampling capacitance is switched selectively into functional connection with a signal voltage, a quantity of charge samples

proportional to the signal voltage are stored in the sampling capacitance during the period of time when the sampling capacitance is in functional connection with the signal voltage, switching elements are switched at predetermined time intervals for connecting selectively sampling capacitance into functional connection with the integrating capacitance, charge samples are transferred from the sampling capacitance into said integrating capacitance being in functional connection therewith, and the timing of the switching elements is selected and the switching is performed so that current flow ends by itself in the entire circuit after taking or transferring the charge sample characterized in that, the signal voltage is produced relative to a reference voltage of predetermined magnitude so that a sum of the signal voltage and said reference voltage is produced, and that, irrespective of variations of the signal voltage, the polarity of said sum is always the same as the polarity of the reference voltage, and when charge samples proportional to the signal voltage are taken, a quantity thereof is taken, which is proportional to said sum of the signal voltage and the reference voltage, and after the charge samples proportional to the sum of said signal voltage and said reference voltage have been transferred from the sampling capacitance into the integrating capacitance, a quantity of charge samples proportional to the reference voltage is added into the integrating capacitance with an opposite polarity relative to the polarity of the charge samples proportional to said sum.

Adding the charge samples proportional to the reference voltage into the integrating capacitance opposite in polarity relative to the polarity of the charge samples transferred earlier thereto may comprise the following stages:

- the sampling capacitance is switched selectively into functional connection with said reference voltage,
- a quantity of charge samples proportional to said reference voltage is stored in the sampling capacitance during the time when the sampling capacitance is in functional connection with said reference voltage,
- switching elements are switched at predetermined time intervals for connecting selectively the sampling capacitance into functional connection with the integrating capacitance,
- a quantity of charge samples proportional to the reference voltage are transferred opposite in polarity relative to the polarity of the charge samples present in the integrating capacitance from the sampling capacitance to said integrating capacitance being in functional connection therewith, and
- also the timing of said secondly mentioned switching elements is selected, and the switching is so performed that current flow stops by itself in the entire circuit after taking or transferring the charge sample.

The charge samples proportional to the sum of the signal voltage and the reference voltage and the charge samples proportional to the reference voltage may be stored in the sampling capacitance by connecting selectively said voltages to be sampled at each moment to a controlling electrode of a transistor controlling the sampling connected between said voltages to be sampled and the sampling capacitance, and said sampling capacitance being via the transistor in functional connection with a supply voltage, whereby said charge samples are stored in the sampling capacitance from the supply voltage, and the transfer of said charge samples into the sampling capacitance ends by itself when the voltage of the electrode of the sampling capacitance in functional connection with the current supplying electrode of the transistor differs from the voltage conducted to the controlling electrode of said transistor by the amount of the threshold voltage of the transistor.

Prior to storing charge samples in the sampling capacitance the capacitance may be precharged to be in such voltage that the voltage difference of the voltage connected at each moment to the controlling electrode of the transistor controlling the sampling and of the voltage of the electrode in functional connection with the current emitting electrode of the transistor controlling the sampling of the sampling capacitance is at the moment of starting the charge sampling the same in polarity as and higher in value than the threshold voltage of said transistor controlling the sampling.

Prior to storing the charge samples in the sampling capacitance, the capacitance may be precharged to be in the threshold voltage of the transistor controlling the transfer of the charge samples from the sampling capacitance to the integrating capacitance.

The charge samples may be transferred from the sampling capacitance to the integrating capacitance being in functional connection therewith by the aid of a transistor connected to each capacitance by connecting the voltage affecting over the sampling capacitance between the controlling electrode and the current emitting electrode of the transistor, whereby the transfer of the charge samples into the integrating capacitance stops by itself when the voltage affecting over the sampling capacitance is reduced to the threshold voltage of the transistor.

The signal processing circuit according to one embodiment of the invention is furthermore characterized in that the current derived from the supply voltage is in magnitude equivalent only to the charge to be transferred.

One embodiment of the present invention is disclosed here for processing a signal (voltage) so that no static current passes from a supply voltage through the circuit, as takes place in most prior art circuits in which some component continuously needs a bias current. Signal processing in the context of this invention means



amongst other things addition, difference, integration and derivation of the voltage of a signal, or, quite equally, of charge or current, these being the basic operations, and the circuits performing said operations are basic elements in producing various filters or other signal processing structures. The method and signal processing circuit of an embodiment of the present invention intended for implementing signal processing that does not consume any static current is introduced by the aid of the integrating circuit.

It is assumed in the description that the signal and reference voltages have been so determined that the lower supply voltage VSS is assumed to be the zero potential. On the basis of the description, the respective operations can be implemented by maintaining the higher supply voltage as the zero potential and the lower supply voltage VSS as negative, though said exceptional case is not dealt with separately.

The invention is described below in greater detail, reference being made to the accompanying drawings, in which

Fig. 8 presents an integrating circuit of the invention in its entirety,

Fig. 9 presents, by way of an example, the operations of the circuit as in Fig. 8 at different clock stages in tabulated form,

Fig. 10 presents reduced the essential parts associated with the operation of the circuit of Fig. 8 during clock stages 1 and 2,

Fig. 11 presents reduced the essential parts associated with the operation of the circuit of Fig. 8 during clock stage 3,

Fig. 12 presents reduced the essential parts associated with the operation of the circuit, as shown in Fig. 8, during clock stages 4 and 5,

Fig. 13 presents reduced the essential parts associated with the operation of the circuit, as shown in Fig. 8, during clock stage 6,

Fig. 14 presents a second embodiment of the invention,

Fig. 14a presents the parts associated with the sampling from the input signal shown in Fig. 14,

Fig. 14b presents the parts associated with the transfer of signal charge into the integrating capacitor of Fig. 14,

Fig. 14c presents the parts associated with the sampling from the reference voltage of Fig. 14, and

Fig. 14d presents the parts associated with the transfer of the charge samples of the reference voltage shown in Fig. 14 into the integrating capacitor,

Fig. 15 presents clock staging shown in Fig. 14,

Fig. 16 presents the voltage integration method according to the invention, implemented in MOS transistors, and Figs. 16a to 16d present the parts associated with operation of each clock stage of the circuit shown in Fig. 16 during four different clock stages,

Fig. 17 presents the clock staging shown in Fig. 16,

Fig. 18 shows the design of the invention implemented with one transistor, and

Fig. 19 presents the clock staging of Fig. 18.

The method according to an embodiment of the invention comprises a signal voltage  $U_S$  produced relative to a reference voltage  $U_{Ref}$  of predetermined magnitude, and alternate adding of said reference voltage  $U_{Ref}$  with at least one transistor. In Fig. 8, this is illustrated by the aid of transistors T1 and T2 so that the end result is a time-discrete integral from the voltage  $(U_S - U_{Ref})$ , totally irrespective of how high the threshold voltages  $U_{th1}$  and  $U_{th2}$  of the switch transistors T1 and T2 are. Fig. 8 shows a circuit for implementing the method of the invention which is clocked by the aid of clock signals as those shown in Fig. 9. Fig. 9 shows that for various stages 1 to 6, the switches of the circuit of Fig. 8 are closed and opened by the aid of clock pulses as those in Fig. 9, these being so-called non-overlapping clock pulses, i.e. during a given stage only the switches intended to be closed during said stage are conductive, and the other switches are open. The operation of various clock stages of the circuit is described in detail in Figs. 10 to 13, in which only the elements required for each operation are included from Fig. 8. The switches are marked below by capital S and indices so that the subscript refers to the numeral of the switch, this being running, and the upper script refers to the clock stage during which the switch is conductive. Respectively, the upper index of the voltages refers to the clock stage, to which the value of said voltage conforms. Thus  $U_{2,1}^2$  refers to the voltage of capacitance  $C_1$  during clock stage 2. The switching elements included in the circuit are controlled by devices and circuit designs known in themselves to a person skilled in the art; therefore, said control elements have, for the sake of clarity, been omitted. Also the switching elements can be implemented by the aid of devices known to persons skilled in the art, e.g. by the aid of mechanical pushbuttons or semiconductors. The signs of the signals and voltages (polarity, e.g. positive or negative) are detected relative to the earth potential.

Fig. 10 presents the operation during clock stages 1 and 2. During clock stage 1, the switches  $S_1$ ,  $S_3$ , and  $S_4$  are closed, so that the charge transferring capacitor  $C_1$ , here also called sampling capacitor  $C_s$ , is charged into higher (positive) supply voltage VDD after having been at voltage  $U_{th2}$  after clock stage 6 of the preceding

clock signal repetition stage T<sub>r</sub> (cf. Table 1 below). At clock stage 2, the switches S<sub>2</sub>, S<sub>3</sub> and S<sub>4</sub> close, and the capacitor C<sub>1</sub> transferring the charge is connected via the transistor T1 to the input signal voltage U<sub>S</sub> relative to the reference voltage U<sub>Ref</sub>, whereby the sampling capacitor C<sub>1</sub> is discharged from the voltage VDD into the voltage

$$U_{C1}^2 = U_S^2 + U_{Ref} + U_{th1} \quad (1)$$

and the discharging of the sampling capacitor C<sub>1</sub> ends after the emitter voltage of the transistor T1 (and the voltage affecting over the sampling capacitor C<sub>1</sub>) has reduced to the base emitter junction thereof, by the amount of the threshold voltage U<sub>th1</sub> from the voltage (U<sub>S</sub> + U<sub>Ref</sub>), as according to formula (1). When the current gain of transistor T1 is great, the charge transferring to the sampling capacitor C<sub>1</sub>, or discharging therefrom, is emitted totally from the supply voltage VDD of the circuit, and not from the signal voltage U<sub>S</sub>.

The operation at the subsequent clock stage is presented in Fig. 11. During clock stage 3 the switches S<sub>6</sub>, S<sub>7</sub> and S<sub>8</sub> are conductive (closed), whereby the positive terminal of the sampling capacitor C<sub>1</sub> supplies base current to transistor T2 until the sampling capacitor C<sub>1</sub> has discharged as far as the threshold voltage U<sub>th2</sub> of the base emitter junction of the transistor T2. Now the summing capacitance C<sub>0</sub>, called here also integrating capacitor C<sub>0</sub>, is charged from the upper (positive) supply voltage VDD across the sampling capacitor C<sub>1</sub> and the discharge current of the sampling capacitor C<sub>1</sub> is transferred into the charge summing capacitance C<sub>0</sub>, whereby during clock stage 3 the charge

$$\Delta Q_3 = C_1 (U_S^2 + U_{Ref} + U_{th1} - U_{th2}) \quad (2)$$

is transferred from the charge transferring capacitor C<sub>1</sub> into the charge summing capacitor C<sub>0</sub>.

During clock stage 4 (Fig. 12) the switches S<sub>1</sub>, S<sub>3</sub>, S<sub>4</sub> are closed again, whereby the sampling capacitor C<sub>1</sub> is charged again to the higher (positive) supply voltage VDD, as was the case at stage 1. During clock stage 5 the switches S<sub>3</sub> and S<sub>5</sub> are closed, whereby the sampling capacitor C<sub>1</sub> is via transistor T1 connected to the reference voltage U<sub>Ref</sub>, and the sampling capacitor C<sub>1</sub> is discharged from the voltage VDD into the voltage

$$U_{C1}^5 = U_{Ref} + U_{th1} \quad (3)$$

During the last clock stage 6 the switches S<sub>6</sub>, S<sub>9</sub> and S<sub>10</sub> are closed, whereby the sampling capacitor C<sub>1</sub> supplies base current to transistor T2 until it has discharged as far as the threshold voltage U<sub>th2</sub> of the base emitter junction of transistor T2 (Fig. 13). At the same time negative charge is transferred to the integrating capacitor C<sub>0</sub>, whereby it is discharged into the lower supply voltage VSS (which can be 0 V or negative) through the sampling capacitor C<sub>1</sub>. The charge summed in the integrating capacitance C<sub>0</sub> during clock stage 6 is

$$\Delta Q^6 = - C_1 (U_{Ref} + U_{th1} - U_{th2}) \quad (4)$$

When the current gain of the transistor T2 is great, as it is in a good-quality bipolar transistor, or infinite, as in a FET-affected transistor (e.g. MOS transistor), also the charge transferring at the charge transfer stages is emitted from the supply voltage (VDD, VSS) and precisely of the magnitude as the transfer of desired charge from the sampling capacitance C<sub>1</sub> to the integrating capacitance C<sub>0</sub> requires. During all clock stages 1 to 6 the charge transferred from the input of the circuit to the output thereof, emitted from the integrating capacitor C<sub>0</sub>, totals in the sum of formulae (2) and (4), that is,

$$\Delta Q_{tot} = C_1 (U_S + U_{Ref} - U_{Ref}) = C_1 U_S \quad (5)$$

or respectively, during one clock stage repetition stage T<sub>r</sub> (Fig. 9), that is, during clock stages 1 to 6, the voltage of the integrating capacitor C<sub>0</sub> changes the value according to the formulae (6):

$$\Delta U_{C_0} = \frac{C_1}{C_0} (U_S + U_{Ref} - U_{Ref}) = \frac{C_1}{C_0} U_S \quad (6)$$

Thus, from the circuit as shown in Fig. 8 a discrete-timed integrating circuit of the signal voltage is produced, the weight coefficient of the integration whereof being C<sub>1</sub>/C<sub>0</sub>. Although the individual clock stages 1 to 6 of the integration are limited regarding the sign of the voltages to be connected, by means of a charge addition corresponding to the sum of the signal and reference voltages, as taught by the invention, and by the reduction of the charge corresponding to the reference voltage to be performed thereafter, both positive (i.e. voltages U<sub>S</sub> + U<sub>Ref</sub>, which are higher than the reference voltage U<sub>Ref</sub>) and negative signal voltages U<sub>S</sub> (that is, voltages U<sub>S</sub> + U<sub>Ref</sub>, which are lower than the reference voltage U<sub>Ref</sub>) can be integrated relative to the reference voltage U<sub>Ref</sub>, and thus, the potential non-linearity caused by the method disclosed in patent application FI-904281 can be eliminated if the threshold voltages of the transistors serving as active members are different in magnitude. By accomplishing the stages 1 to 6 in the order described above, the circuit is used as a positive integrator. The sign of the integration can be changed into negative by changing the performance order of the above-mentioned clock stages 3 to 6 mutually, whereby the operation such as at stage 6 is accomplished after stage 2 and the operation as at stage 3 is carried out after stage 5. Now, also the signs of formulae (2) and (4) described above, and consequently, also of formulae (5) and (6) are inverted (positive becomes negative and negative becomes positive).

In the table below the voltages of the sampling capacitance C<sub>1</sub> are summarized in a circuit as in Fig. 8 both

before and after closing of the switches taking place during each clock stage. In addition, Table 1 shows the charges transferred to the integrating capacitance  $C_0$  in the last column as well as the charges of the entire circuit taken from the positive supply voltage VDD in the centremost column. In Table 2, the equivalent values are calculated when  $U_{th1} = 0.4$  V and  $U_{th2} = 0.7$  V, i.e. the threshold voltages of transistors T1 and T2 differ greatly from one another. As seen in Table 2, the total charge transferred is, as can be expected,  $+C_i \cdot 0.5$  V when  $U_S = 0.5$  V (i.e.  $U_S + U_{Ref} = 3$  V), thus a difference in the magnitudes between the threshold voltages  $U_{th1}$  and  $U_{th2}$  of the transistors will not exert any effect because the effect thereof becomes entirely eliminated, as can be seen in formula (5). Respectively, if  $U_S = -0.5$  V, i.e.  $U_S + U_{Ref} = 2$  V, the transferring total charge would be  $-C_i \cdot 0.5$  V, that is, negative, so that the circuit according to the invention also operates at negative signal voltages ( $U_S < 0$ , i.e.  $U_S + U_{Ref} < U_{Ref}$ ).

Provided that the clock stages 1 to 6 in the circuit presented in Fig. 8, at the values of Table 2, would be repeated at 100 kHz frequency, i.e. the sampling frequency from  $U_S$  is 100 kHz, and if capacitance values  $C_i = 5$  pF and  $C_0 = 20$  pF (the highest value integrated for  $\mu$ ) were used, the circuit would acquire from the supply voltage VDD only a charge of  $5 \times 10^{-12} \times 11.3$  As in a period of time which is 10  $\mu$ s, that is, as an average current of only about 5  $\mu$ A, this being extremely low compared e.g. with a typical 100 to 200  $\mu$ A continuous current consumption of the operational amplifier integrator (as in Fig. 1b).

**Table 1. Charge transfers at integration stages as in Figs. 10-13**

Clock stage	$U_i$ before closing the switch	$\Delta Q$ from VDD	$\Delta Q$ to $C_0$
1	$U_{th2}$ VDD	$C_i (VDD - U_{th2})$	-
2	VDD $U_S + U_{Ref} + U_{th1}$	-	-
3	$U_S + U_{Ref} + U_{th1}$ $U_{th2}$	$C_i (U_S + U_{Ref} + U_{th1} - U_{th2})$	$C_i (U_S + U_{Ref} + U_{th1} - U_{th2})$
4	$U_{th2}$ VDD	$C_i (VDD - U_{th2})$	-
5	VDD $U_{Ref} + U_{th1}$	-	-
6	$U_{Ref} + U_{th1}$ $U_{th2}$	-	$-C_i (U_{Ref} + U_{th1} - U_{th2})$
Total	- -	$C_i \{2VDD + U_S + U_{Ref} + U_{th1} - 3 U_{th2}\}$	$C_i (U_S + U_{Ref} - U_{Ref}) = C_i U_S$

Table 2.

Values according to Table 1 when VDD = 5 V U <sub>S</sub> = 0.5 V, U <sub>Ref</sub> = 2.5 V, U <sub>Th1</sub> = 0.4 V and U <sub>Th2</sub> = 0.7 V				
Clock stage	U <sub>Cl</sub>		$\Delta Q$ from VDD	$\Delta Q$ to C <sub>0</sub>
	before	after		
1	0.7V	5V	C <sub>1</sub> * 4.3 V	
2	5 V	3.4 V	-	
3	3.4 V	0.7 V	C <sub>1</sub> * 2.7 V	+C <sub>1</sub> * 2.7 V
4	0.7 V	5 V	C <sub>1</sub> * 4.3 V	-
5	5 V	2.9 V	-	-
6	2.9 V	0.7 V	-	-C <sub>1</sub> * 2.2 V
Total			C <sub>1</sub> * 11.3 V	+C <sub>1</sub> * 0.5 V

Fig. 14 presents an alternative circuit of the invention compared with the one described above, and Fig. 14 has further been divided into smaller parts for describing each clock stage in Figs. 14a, 14b, 14c and 14d. Said circuit differs from the one illustrated in Fig. 8 in that for the transistor T1, an NPN transistor is used instead of a PNP transistor, and in the method used in the circuit no precharge is implemented from a higher (positive) supply voltage VDD, whereby the the amount of clock stages required can be reduced. In a circuit as in Fig. 14 the switches S<sub>11</sub>, S<sub>13</sub> and S<sub>14</sub> are closed during clock stage 1, whereby the sampling capacitor C<sub>1</sub> is charged by the amount of base emitter junction voltage U<sub>th1</sub> of the transistor T1 into a lower voltage than the input signal voltage U<sub>S</sub> produced relative to reference voltage U<sub>Ref</sub>, i.e. into voltage

$$U_{Cl}^1 = U_S^1 + U_{Ref} - U_{th1} \quad (7)$$

This is illustrated in Fig. 14a. Fig. 14b presents the components associated with clock stage 2. At clock stage 2 the switches S<sub>15</sub> and S<sub>16</sub> are closed so that the sampling capacitor C<sub>1</sub> supplies base current to the transistor T2 until it has discharged as far as the threshold voltage U<sub>th2</sub> of the base emitter junction of transistor T2, whereby the discharging thereof ends. Hereby, some charge is transferred from the sampling capacitor C<sub>1</sub> into the integrating capacitor C<sub>0</sub> until the voltage of the sampling capacitor C<sub>1</sub> has reduced to value U<sub>th2</sub> so that the following charge has been transferred into the integrating capacitor C<sub>0</sub>

$$\Delta Q^2 = C_1 (U_S + U_{Ref} - U_{th1} - U_{th2}) \quad (8)$$

At clock stage 3, the switches S<sub>12</sub>, S<sub>13</sub> and S<sub>14</sub> are closed (Fig. 14c), whereby the sampling capacitor C<sub>1</sub> is connected via transistor T1 to the reference voltage U<sub>Ref</sub>, leading the charge of the sampling capacitor C<sub>1</sub> into voltage

$$U_{Cl}^3 = U_{Ref} - U_{th1} \quad (9)$$

At clock stage 4 the switches S<sub>17</sub> and S<sub>18</sub> are closed (Fig. 14d), whereby the sampling capacitor C<sub>1</sub> supplies base current to transistor T2 until it has discharged into the threshold voltage U<sub>th2</sub> of the base emitter junction of T2, thus ending the discharging. Now, negative charge becomes added in the integrating capacitor C<sub>0</sub>, whereby it is discharged through the sampling capacitor C<sub>1</sub> until the voltage of C<sub>1</sub> has reduced to value U<sub>th2</sub>, whereby the negative charge added in the integrating capacitor C<sub>0</sub> is

$$\Delta Q^4 = -C_1 (U_{Ref} - U_{th1} - U_{th2}) \quad (10)$$

The total charge transferred during clock stages 1 to 4 to the output of the circuit, emitted from the integrating circuit C<sub>0</sub>, is the sum of formulae (8) and (10), i.e.

$$\Delta Q^{1-4} = C_1 (U_S + U_{Ref} - U_{Ref}) = C_1 U_S \quad (11)$$

that is, a positive integrator is in question. The sign of the integration can be changed into negative by changing the order of performance of clock stages 2 and 4, whereby the operation as at clock stage 4 is accomplished after stage 1, and the operation as at clock stage 2 is accomplished after stage 3. Now, the signs of the above formulae (8) and (10), resp. formula (11) are also changed (positive becomes negative and negative becomes positive). The clock signals of the circuit shown in Fig. 14 are presented in Fig. 15, and it is described which of the switches of Fig. 14 are closed (i.e. conductive) when the signal of each clock stage is on (signal pulse).

Fig. 16 presents a circuit corresponding to Fig. 14 in an instance in which the active element controlling the current flow is a MOS transistor, here a MOS transistor with an N channel. In the method and in the circuit

according to the invention, also a PMOS transistor can be used as the active member.

The circuit presented in Fig. 16 is described below by the aid of Figs. 16a, 16b, 16c and 16d, illustrating as a circuit diagram the components related to the operation during each of the four clock stages 1 to 4. In the circuit according to Fig. 16 the switches  $S_{21}$ ,  $S_{22}$ ,  $S_{23}$  and  $S_{24}$  are closed (whereof the switches  $S_{21}$  and  $S_{24}$  may be omitted also from the circuit), so that the sampling capacitor  $C_i$  is charged by the amount of the threshold voltage of transistor T1, i.e. the gate/source voltage  $U_{th1}$ , into a lower voltage than the input signal voltage  $U_s$  produced relative to the reference voltage  $U_{Ref}$ , that is, into a voltage as follows:

$$U_{Ci}^1 = U_s + U_{Ref} - U_{th1} \quad (12)$$

This is presented in Fig. 16a. Fig. 16b presents the components related to clock stage 2. During clock stage 2 the switches  $S_{26}$ ,  $S_{27}$  and  $S_{28}$  are closed, whereby with the sampling capacitor  $C_i$  a gate/source voltage is produced for transistor T2, thus enabling current flow from the positive supply voltage VDD to the integrating capacitor  $C_0$  until the sampling capacitor  $C_i$  has been discharged into the threshold voltage  $U_{th2}$  of the gate / source juncture of transistor T2, thus ending the passage of the current. Hereby, some charge is conducted from the sampling capacitor  $C_i$  to the integrating capacitor  $C_0$  until the voltage of  $C_i$  has reduced to value  $U_{th2}$ , whereby the following charge has been transferred into the integrating capacitor  $C_0$ :

$$\Delta Q^2 = C_i (U_s + U_{Ref} - U_{th1} - U_{th2}) \quad (13)$$

At clock stage 3 the switches  $S_{21}$ ,  $S_{23}$ ,  $S_{24}$  and  $S_{25}$  are closed (Fig. 16c), whereby the sampling capacitor  $C_i$  is connected via transistor T1 to the reference voltage  $U_{Ref}$ , thus charging  $C_i$  into voltage

$$U_{Ci}^3 = U_{Ref} - U_{th1} \quad (14)$$

At clock stage 4 the switches  $S_{26}$ ,  $S_{29}$  and  $S_{30}$  are closed (Fig. 16d), whereby by the sampling capacitor  $C_i$  a gate / source voltage is produced for transistor T2, thus enabling the current flow through the sampling capacitor  $C_i$  from the integrating capacitor  $C_0$  to the negative supply voltage VSS until the sampling capacitor  $C_i$  has been discharged to the threshold voltage  $U_{th2}$  of the gate / source junction of T2, thus ending the discharge thereof. Hereby, the negative charge summed in the integrating capacitor  $C_0$  is as follows:

$$\Delta Q^4 = - C_i (U_{Ref} - U_{th1} - U_{th2}) \quad (15)$$

The total charge transferred to the output of the circuit at clock stages 1 to 4, emitted from the integrating capacitor  $C_0$ , is the sum of formulae (13) and (15), i.e.

$$\Delta Q^{1-4} = C_i (U_s + U_{Ref} - U_{Ref}) = C_i U_s \quad (16)$$

thus, a positive integrator is in question. The sign of integration may be changed into negative by changing the order of performance of clock stages 2 and 4, whereby the operation as at clock stage 4 is accomplished after stage 1, and the operation at clock stage 2 is accomplished after stage 1. Now, also the signs of the formulae (13) and (15) described above, resp. also of formula (16) are changed (positive into negative and negative into positive). Fig. 17 presents the clock signals of a circuit as in Fig. 16, listing which of the switches of Fig. 16 are closed (i.e. conductive) when the signal of each clock stage is on (signal pulse).

As can be seen in formulae from (7) to (10) and (12) to (15), transferring of charge (here the transferring of charge means, as above, transfer of charge first to the sampling capacitor  $C_i$ , and thereafter, to the integrating capacitor  $C_0$ ), in a circuit is possible on the condition that

$$U_s + U_{Ref} > U_{th1} + U_{th2} \quad (17)$$

i.e., the sum of the signal voltage  $U_s$  and the reference voltage  $U_{Ref}$  (i.e. the signal voltage  $U_s$  produced relative to reference voltage  $U_{Ref}$ ) should be higher in relation to the OV potential than the sum of the threshold voltages of transistors T1 and T2 (base emitter junction voltages). For said reason, a circuit such as in Fig. 14 or 16 functions within a narrower voltage range than a circuit such as in Figs. 8 to 13, though respectively, the circuits as in Figs. 14 and 16 no precharge stages are required, thus operation is carried out with a lesser amount of clock stages, and substantially less current is consumed than in circuits such as those shown in Figs. 8 to 13. A circuit as in Fig. 14 operates with faster and more easily producible NPN transistors compared with PNP transistors.

The fact whether separate NPN and PNP transistors, identical NPN transistors are selected for transistors T1 and T2, or only one NPN transistor or MOS transistors is/are used, is dependent on the voltage range of the circuit, and on the requirements set for the circuit, such as speed. As regards power consumption and integratability, the MOS design is preferred, whereas, e.g. in order to obtain high speed and low noise level, the use of separate NPN transistors is a good solution. In the present invention various transistors may thus be used, such as bi-polar transistors and MOS transistors, whereby different names are used of the respective electrodes of different transistors. As taught by the invention, the accompanying claims concern a transistor in general since the invention can be implemented merely with one charge transfer controlling transistor, as will be described in association with Fig. 18, and so, the electrodes are generally determined as follows: a common name for base (bipolar) and gate (MOS) is a controlling electrode, for collector (bipol.) and drain (MOS) a common name is current acquiring electrode, and for emitter (bipol.) and source (MOS), a common name is

current supplying electrode.

A summary of the charge transfer of the circuit as in Fig. 14 is presented in Table 3 (respectively, as in Table 1). The current consumption can be calculated using the values of the preceding example:  $C_i = 5$  pF,  $C_0 = 20$  pF, and the repetition frequency 100 kHz, and as the other values the following:

$$U_S = 0V, U_{Ref} = 2.5V, (U_{be1} = ) U_{th1} = 0.4V \text{ and } (U_{be2} = ) U_{th2} = 0.7V.$$

Hereby, during 10 microseconds from the supply voltage VDD a charge of  $2.1 \cdot 10^{-11}$  As is emitted, being equivalent to 2  $\mu$ A average current.

**Table 3. Transfers of charge at different clock stages of the integrating circuit according to Fig. 14**

Clock stage	$U_{Ci}$		$\Delta Q$ from VDD	$\Delta Q$ to $C_0$
	before	after charge transfer		
1	$U_{th2}$	$U_S + U_{Ref} - U_{th1}$	$C_i (U_S + U_{Ref} - U_{th1} - U_{th2})$	-
2	$U_S + U_{Ref} - U_{th1}$	$U_{th2}$	$C_i (U_S + U_{Ref} - U_{th1} - U_{th2})$	$C_i (U_S + U_{Ref} - U_{th1} - U_{th2})$
3	$U_{th2}$	$U_{Ref} - U_{th1}$	$C_i (U_{Ref} - U_{th1} - U_{th2})$	-
4	$U_{Ref} - U_{th1}$	$U_{th2}$	-	$-C_i (U_{Ref} - U_{th1} - U_{th2})$
Total			$C_i (3U_{Ref} + 2U_S - 3U_{th1} - 3U_{th2})$	$C_i (U_S + U_{Ref} - U_{Ref}) = C_i U_S$

Fig. 18 presents how the invention can be implemented using merely one transistor. The method according to the invention can be implemented with one transistor, selected here to be transistor T2, by combining the electrodes of transistors T1 and T2 of the design as in Fig. 14, whereby a design as in Fig. 18 is produced, to which a switch  $S_{20}$  has furthermore been added (which may also be added into Fig. 14, between the base of transistor T2 and the positive electrode of the sampling capacitor  $C_i$ , though in the design shown in Fig. 14 it is not necessary), and in addition, the switch  $S_{15}$  is closed also during the clock stages 2 and 3, whereby the collector of the transistor T2 is connected to the positive supply voltage VDD during clock stages 1 to 3. Otherwise, the circuit as in Fig. 18 operates as the circuit according to Fig. 14, although for the active member, merely one transistor T2 is used. Fig. 19 presents the clock signals of the circuit according to Fig. 18, listing also which of the switches of Fig. 18 are closed (i.e. conductive) when the signal of each of the clock stages is on (signal pulse). Respectively, as from a circuit according to Fig. 14 a circuit can be implemented operating merely by the aid of one transistor controlling the transfer of charge, it is obvious to a person skilled in the art that also the circuits according to Fig. 8 and 16 can be implemented similarly using merely one transistor, by connecting the electrodes of transistors T1 and T2, and by adding a switch and changing the clocking of a switch, corresponding to the procedure in Fig. 18.

A common feature to the exemplary designs of the invention described above is that the negative and positive charges are not processed in separation in different transistors, as performed in the invention if patent application FI-904281, instead, charges are processed in both transistors according to the clock stages introduced above, irrespective of the polarity (positive or negative) of the in-put signal voltage  $U_S$ . Therefore, no potential differences in the threshold voltages of the transistors affect the signal processing because the effect of the threshold voltages is eliminated, as seen in formulae (5), (11) and (16).

In fact, with the method and signal processing circuit of the present invention the integration of the signal voltage is carried out. By the aid of the method and the circuit, also other forms of signal processing can be accomplished.

Increasing or decreasing the charge representing the signal without any current consumption taking place in the circuit are the basic processes for calculating the sum and difference of the signal samples. A person skilled in the art is by the aid of the circuit enabled to sum or subtract the values of different signals from one another or to produce integrals and derivatives of signals and/or the sums thereof. E.g. summing two signals  $U_{S1}$  and  $U_{S2}$  is performed by accomplishing first the measures according to the invention for the first signal  $U_{S1}$  and thereafter, equal measures to the second signal  $U_{S2}$ . The difference of two signals  $U_{S1}$  and  $U_{S2}$  is provided by accomplishing first the measures according to the invention for the first signal  $U_{S1}$  and thereafter, for the second signal  $U_{S2}$  the measures of the inverting integration according to the invention, by changing the order of performance of two stages, as described above.

It is possible for a person skilled in the art to produce filters from the structures according to the invention and to arrange the supply voltages VDD,  $U_{Ref}$ , VSS within the circuit and the control voltages of the switches, and the substrate voltages of the semiconductor material (if the circuit of the invention is implemented as a circuit integrated on a semiconductor material) so that the current flow in the desired signal voltage ranges is possible and that all notch voltages of the circuit are maintained within the desired limits, enabling the operations of the circuit, including also negative notch voltages. In addition, it is possible to arrange the control of the switches so that the effect of the reactive capacitance in association with the circuit is minimized.

The invention makes it possible that, in addition to low current consumption, the disturbances in the positive supply voltage VDD are in practice hardly ever connected to the signals. The circuit is made completely currentless by stopping the clock signals and furthermore, into full operation, by starting the clock signals without any starting delay.

The invention is not limited to the above examples, but it can be applied within the limits of the accompanying claims within the scope of the knowledge governed by persons skilled in the art.

The method and the signal processing circuit according to the present invention can be used in filters, particularly in filters produced from integrators, and a preferred embodiment of the invention is an integrated circuit or a component of an integrated circuit. Since the signal processing circuit according to the invention is smallest in size as an integrated circuit, consumes little power and is a low-noise circuit, it is excellently appropriate for radio phones, e.g. for a radio receiver in which the filters produced therefrom may replace the ceramic filters currently used, e.g. in the intermediate frequency and detector circuits. When the invention is used in a radio phone, the control signals of the switches can be produced from the local oscillator frequency of the radio phone, for instance by the aid of a clock generator. The production of the control signals of said switches in a radio phone from the local oscillator frequency is in itself known to a person skilled in the art, and therefore, it is not described more in detail in the present context.

## Claims

1. A circuit for processing a signal comprising:
  - a sampling capacitance;
  - a storing capacitance;
  - means for providing an input signal;
  - means for summing the input signal with a predetermined reference signal selected to provide a sum signal that is bounded on one side by a predetermined limiting value; and
  - means for transferring a quantity of charge representative of the sum signal onto the sampling capacitance, a quantity of charge representative of the charge transferred to the sampling capacitance to the storing capacitance, a quantity of charge representative of the reference signal to the sampling capacitance, and a quantity of charge of equivalent magnitude and opposite polarity to the quantity of charge transferred to the sampling capacitance representative of the reference signal to the storing capacitance.
2. A circuit according to claim 1 wherein the means for transferring comprises switching elements for independently coupling the sum signal to the sampling capacitance, the sampling capacitance to the storing capacitance, the reference signal to the sampling capacitance, and the storing capacitance to means for supplying the quantity of charge.
3. A circuit according to claim 2 wherein the switching elements comprise an active element.

4. A circuit according to claim 3 wherein the active element comprises a transistor and wherein the predetermined limiting value of the sum signal is selected such that the transistor is actuated on application of the sum signal to the controlling electrode of the transistor.
- 5 5. A circuit according to claim 3 wherein the active element comprises a transistor and wherein the controlling electrode of the transistor is coupled to the sampling capacitance such that when the charge on the sampling capacitance reaches a predetermined lower magnitude the transistor switches off.
6. A circuit according to any one of claims 2 to 5 wherein the switching elements are controlled such that  
10 current flow in the circuit stops on completion of each charge transfer.
7. A circuit according to any preceding claim wherein the means for transferring comprises a voltage source more positive than the more positive limit of the sum signal.
8. A circuit according to any preceding claim wherein the means for transferring comprises a voltage source  
15 more negative than the more negative limit of the sum signal.
9. A method for processing a signal comprising:  
    providing an input signal;  
    summing the input signal with a predetermined reference signal selected to provide a sum signal  
20 that is bounded on one side by a predetermined limiting value;  
    transferring a quantity of charge representative of the sum signal onto a sampling capacitance;  
    transferring a quantity of charge at a predetermined time to a summing capacitance representative of the charge stored on the sampling capacitance;  
    transferring a quantity of charge representative of the reference signal to the sampling capacitance;  
25 and  
    transferring a quantity of charge of equivalent magnitude and opposite polarity to the quantity of charge transferred to the sampling capacitance representative of the reference signal to the storing capacitance.
- 30 10. A method according to claim 9 wherein the steps of transferring comprise sequentially actuating switching elements such that current flow stops on completion of each charge transfer.

35








40

45

50

55








Fig. 3c




Fig. 3d




Fig. 3e





Fig. 4






Fig. 6




Fig. 7




Fig. 8




Fig. 10




Fig. 11




Fig. 12




Fig. 13

- 1:  $S_1, S_3, S_4$
- 2:  $S_2, S_3, S_4$
- 3:  $S_6, S_7, S_8$
- 4:  $S_1, S_3, S_4$
- 5:  $S_3, S_4, S_5$
- 6:  $S_6, S_9, S_{10}$




Fig. 9

- 1:  $S_{11}, S_{13}, S_{14}$
- 2:  $S_{15}, S_{16}, S_{19}$
- 3:  $S_{12}, S_{13}, S_{14}$
- 4:  $S_{17}, S_{18}, S_{19}$




Fig. 15

- 1:  $S_{21}, S_{22}, S_{23}, S_{24}$
- 2:  $S_{26}, S_{27}, S_{28}$
- 3:  $S_{21}, S_{23}, S_{24}, S_{25}$
- 4:  $S_{26}, S_{29}, S_{30}$




Fig. 17







Fig. 14



**Fig. 14a**



**Fig. 14b**



**Fig. 14c**




Fig. 14d




Fig. 16




Fig. 16a




Fig. 16b




Fig. 16c






Fig. 16d





**Fig. 18**



**Fig. 19**

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☒ FADED TEXT OR DRAWING

☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**